

Vol 2: Table of Contents

Chapter 6: Drum Instruction Programming (DL250–1 / DL260 CPU only)

Introduction	6–2
Purpose	6–2
Drum Terminology	6–2
Drum Chart Representation	6–3
Output Sequences	6–3
Step Transitions	6–4
Drum Instruction Types	6–4
Timer-Only Transitions	6–4
Timer and Event Transitions	6–5
Event-Only Transitions	6–6
Counter Assignments	6–6
Last Step Completion	6–7
Overview of Drum Operation	6–8
Drum Instruction Block Diagram	6–8
Powerup State of Drum Registers	6–9
Output Mask Operation	6–10
Drum Control Techniques	6–11
Drum Control Inputs	6–11
Self-Resetting Drum	6–12
Initializing Drum Outputs	6–12
Cascaded Drums Provide More Than 16 Steps	6–13
Drum Instructions	6–14
Timed Drum with Discrete Outputs (DRUM)	6–14
Event Drum with Discrete Outputs (EDRUM)	6–16
Masked Event Drum with Discrete Outputs (MDRMD)	6–20
Masked Event Drum with Word Output (MDRMW)	6–22

Chapter 7: RLLPLUS Stage Programming

Introduction to Stage Programming	7–2
Overcoming “Stage Fright”	7–2
Learning to Draw State Transition Diagrams	7–3
Introduction to Process States	7–3
The Need for State Diagrams	7–3
A 2–State Process	7–3
RLL Equivalent	7–4
Stage Equivalent	7–4

Let's Compare	7-5
Initial Stages	7-5
What Stage Bits Do	7-6
Stage Instruction Characteristics	7-6
Using the Stage Jump Instruction for State Transitions	7-7
Stage Jump, Set, and Reset Instructions	7-7
Stage Program Example: Toggle On/Off Lamp Controller	7-8
A 4-State Process	7-8
Four Steps to Writing a Stage Program	7-9
Stage Program Example: A Garage Door Opener	7-10
Garage Door Opener Example	7-10
Draw the Block Diagram	7-10
Draw the State Diagram	7-11
Add Safety Light Feature	7-12
Modify the Block Diagram and State Diagram	7-12
Using a Timer Inside a Stage	7-13
Add Emergency Stop Feature	7-14
Exclusive Transitions	7-14
Stage Program Design Considerations	7-15
Stage Program Organization	7-15
How Instructions Work Inside Stages	7-16
Using a Stage as a Supervisory Process	7-17
Stage Counter	7-17
Unconditional Outputs	7-18
Power Flow Transition Technique	7-18
Parallel Processing Concepts	7-19
Parallel Processes	7-19
Converging Processes	7-19
Convergence Stages (CV)	7-19
Convergence Jump (CVJMP)	7-20
Convergence Stage Guidelines	7-20
Managing Large Programs	7-21
Stage Blocks (BLK, BEND)	7-21
Block Call (BCALL)	7-22
RLLPLUS Instructions	7-23
Stage (SG)	7-23
Initial Stage (ISG)	7-24
Jump (JMP)	7-24
Not Jump (NJMP)	7-24
Converge Stage (CV) and Converge Jump (CVJMP)	7-25
Block Call (BCALL)	7-27
Block (BLK)	7-27
Block End (BEND)	7-27
Stage View in DirectSOFT32	7-28
Questions and Answers about Stage Programming	7-29

Chapter 8: PID Loop Operation (DL250–1 and DL260 only)

DL250–1 and DL260 PID Loop Features	8–2
Main Features	8–2
Getting Acquainted with PID Loops	8–4
Loop Setup Parameters	8–6
Loop Table and Number of Loops	8–6
PID Error Flags	8–6
Establishing the Loop Table Size and Location	8–7
Loop Table Word Definitions	8–8
PID Mode Setting 1 Bit Descriptions (Addr + 00)	8–9
PID Mode Setting 2 Bit Descriptions (Addr + 01)	8–10
Mode / Alarm Monitoring Word (Addr + 06)	8–11
Ramp / Soak Table Flags (Addr + 33)	8–11
Ramp/Soak Table Location (Addr + 34)	8–12
Ramp/Soak Table Programming Error Flags (Addr + 35)	8–12
PV Auto Transfer (Addr + 36) from I/O Module Base/Slot/Channel Option	8–13
PV Auto Transfer (Addr + 36) from V–memory Option	8–13
Control Output Auto Transfer (Addr + 37)	8–13
Loop Sample Rate and Scheduling	8–14
Loop Sample Rates	8–14
Choosing the Best Sample Rate	8–14
Programming the Sample Rate	8–15
PID Loop Effect on CPU Scan Time	8–16
Ten Steps to Successful Process Control	8–18
Step 1: Know the Recipe	8–18
Step 2: Plan Loop Control Strategy	8–18
Step 3: Size and Scale Loop Components	8–18
Step 4: Select I/O Modules	8–18
Step 5: Wiring and Installation	8–19
Step 6: Loop Parameters	8–19
Step 7: Check Open Loop Performance	8–19
Step 8: Loop Tuning	8–19
Step 9: Run Process Cycle	8–19
Step 10: Save Loop Parameters	8–19
Basic Loop Operation	8–20
Data Locations	8–20
Data Sources	8–20
Auto Transfer to Analog I/O	8–21
Loop Modes	8–22
CPU Modes and Loop Modes	8–23
How to Change Loop Modes	8–24
Operator Panel Control of PID Modes	8–25
PLC Modes' Effect on Loop Modes	8–25
Loop Mode Override	8–25
Bumpless Transfers	8–26
PID Loop Data Configuration	8–27

Loop Parameter Data Formats	8-27
Choosing Unipolar or Bipolar Format	8-27
Handling Data Offsets	8-28
Setpoint (SP) Location	8-28
Remote Setpoint (SP) Location	8-29
Process Variable (PV) Configuration	8-29
Control Output Configuration	8-30
Error Term Configuration	8-31
PID Algorithms	8-32
Position Algorithm	8-32
Velocity Algorithm	8-33
Direct-Acting and Reverse-Acting Loops	8-34
P-I-D Loop Terms	8-35
Using a Subset of PID Control	8-36
Derivative Gain Limiting	8-37
Bias Term	8-37
Bias Freeze	8-38
Loop Tuning Procedure	8-39
Open-Loop Test	8-39
Manual Tuning Procedure	8-40
Auto Tuning Procedure	8-41
Tuning Cascaded Loops	8-45
PV Analog Filter	8-46
PV Auto Transfer Functions with Filtering Options	8-47
Creating an Analog Filter in Ladder Logic	8-48
Feedforward Control	8-49
Feedforward Example	8-50
Time-Proportioning Control	8-51
On/Off Control Program Example	8-52
Cascade Control	8-53
Introduction	8-53
Cascaded Loops in the DL250-1, DL260 CPUs	8-54
Process Alarms	8-55
PV Absolute Value Alarms	8-56
PV Deviation Alarms	8-56
PV Rate-of-Change Alarm	8-57
PV Alarm Hysteresis	8-58
Alarm Programming Error	8-58
Ramp/Soak Generator	8-59
Introduction	8-59
Ramp/Soak Table	8-60
Ramp / Soak Table Flags	8-62
Ramp/Soak Generator Enable	8-62
Ramp/Soak Controls	8-62
Ramp/Soak Profile Monitoring	8-63
Ramp/Soak Programming Errors	8-63

Testing Your Ramp/Soak Profile	8-63
Troubleshooting Tips	8-64
Bibliography	8-65
Glossary of PID Loop Terminology	8-66

Chapter 9: Maintenance and Troubleshooting

Hardware Maintenance	9-2
Diagnostics	9-3
CPU Indicators	9-10
PWR Indicator	9-11
RUN Indicator	9-13
CPU Indicator	9-13
BATT Indicator	9-13
Communications Problems	9-13
I/O Module Troubleshooting	9-14
Noise Troubleshooting	9-17
Machine Startup and Program Troubleshooting	9-18

Appendix A: Auxiliary Functions

Introduction	A-2
What are Auxiliary Functions?	A-2
Accessing AUX Functions via DirectSOFT32	A-3
Accessing AUX Functions via the Handheld Programmer	A-3
AUX 2* — RLL Operations	A-4
AUX 21, 22, 23 and 24	A-4
AUX 21 Check Program	A-4
AUX 22 Change Reference	A-4
AUX 23 Clear Ladder Range	A-4
AUX 24 Clear Ladders	A-4
AUX 3* — V-memory Operations	A-4
AUX 31 Clear V Memory	A-4
AUX 4* — I/O Configuration	A-5
AUX 41 – 46	A-5
AUX 41 Show I/O Configuration	A-5
AUX 42 I/O Diagnostics	A-5
AUX 44 Power-up Configuration Check	A-5
AUX 45 Select Configuration	A-5
AUX 46 I/O Configuration	A-6
AUX 5* — CPU Configuration	A-7
AUX 51 – 58	A-7

AUX 51 Modify Program Name	A-7
AUX 52 Display /Change Calendar	A-7
AUX 53 Display Scan Time	A-7
AUX 54 Initialize Scratchpad	A-8
AUX 55 Set Watchdog Timer	A-8
AUX 56 CPU Network Address	A-8
AUX 57 Set Retentive Ranges	A-9
AUX 58 Test Operations	A-9
AUX 59 Bit Override	A-10
AUX 5B Counter Interface Configuration	A-10
AUX 5C Display Error History	A-11
AUX 6* — Handheld Programmer Configuration	A-12
AUX 61, 62 and 65	A-12
AUX 61 Show Revision Numbers	A-12
AUX 62 Beeper On / Off	A-12
AUX 65 Run Self Diagnostics	A-12
AUX 7* — EEPROM Operations	A-13
AUX 71 – 76	A-13
Transferrable Memory Areas	A-13
AUX 71 CPU to HPP EEPROM	A-13
AUX 72 HPP EEPROM to CPU	A-13
AUX 73 Compare HPP EEPROM to CPU	A-13
AUX 74 HPP EEPROM Blank Check	A-13
AUX 75 Erase HPP EEPROM	A-13
AUX 76 Show EEPROM Type	A-13
AUX 8* — Password Operations	A-14
AUX 81 – 83	A-14
AUX 81 Modify Password	A-14
AUX 82 Unlock CPU	A-14
AUX 83 Lock CPU	A-14

Appendix B: DL205 Error Codes

Appendix C: Instruction Execution Times

Introduction	C-2
V-Memory Data Registers	C-2
V-Memory Bit Registers	C-2
How to Read the Tables	C-3
Boolean Instructions	C-4
Comparative Boolean	C-5
Bit of Word Boolean Instructions	C-14
Immediate Instructions	C-15
Timer, Counter, Shift Register Instructions	C-16

Accumulator Data Instructions	C-17
Logical Instructions	C-19
Math Instructions	C-21
Differential Instructions	C-24
Bit Instructions	C-25
Number Conversion Instructions	C-26
Table Instructions	C-27
CPU Control Instructions	C-29
Program Control Instructions	C-29
Interrupt Instructions	C-30
Network Instructions	C-30
Intelligent I/O Instructions	C-30
Message Instructions	C-31
RLLPLUS Instructions	C-31
DRUM Instructions	C-32
Clock / Calander Instructions	C-32
MODBUS Instructions	C-32
ASCII Instructions	C-33

Appendix D: Special Relays

DL230 CPU Special Relays	D-2
Startup and Real-Time Relays	D-2
CPU Status Relays	D-2
System Monitoring	D-2
Accumulator Status	D-3
Counter Interface Module Relays	D-3
Equal Relays for Multi-step Presets with Up/Down Counter #1 (for Counter Interface Module)	D-3
DL240/DL250-1/DL260 CPU Special Relays	D-4
Startup and Real-Time Relays	D-4
CPU Status Relays	D-4
System Monitoring Relays	D-5
Accumulator Status Relays	D-5
Counter Interface Module Relays	D-5
Communications Monitoring Relays	D-6
Equal Relays for Multi-step Presets with Up/Down Counter #1 (for Counter Interface Module)	D-7
Equal Relays for Multi-step Presets with Up/Down Counter #2 (for Counter Interface Module)	D-8

Appendix E: DL205 Product Weights

Product Weight Table	E-2
----------------------------	-----

Appendix F: PLC Memory

DL205 PLC Memory	F-2
------------------------	-----

Appendix G: European Union Directives (CE)

European Union (EU) Directives	G-2
Member Countries	G-2
Special Installation Manual	G-3
Other Sources of Information	G-3
Basic EMC Installation Guidelines	G-4
Enclosures	G-4
Electrostatic Discharge (ESD)	G-5
Suppression and Fusing	G-5
Internal Enclosure Grounding	G-6
Equi-potential Grounding	G-6
Communications and Shielded Cables	G-6
Analog and RS232 Cables	G-7
Multidrop Cables	G-7
Shielded Cables	G-7
within Enclosures	G-7
Network Isolation	G-8
Items Specific to the DL205	G-8